An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology

Memory chips need large capacitors in their periphery to drive boosted word-lines and bit-lines for read and write operations. In a previous work, scalable capacitors were proposed for 3D crosspoint memory to keep the area for the capacitors constant over technology generations. This paper proposes...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autores principales: Yuya Tone, Toru Tanzawa
Formato: article
Lenguaje:EN
Publicado: MDPI AG 2021
Materias:
Acceso en línea:https://doaj.org/article/02703bbdf90f439dbcc60f6f02f5ba32
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
id oai:doaj.org-article:02703bbdf90f439dbcc60f6f02f5ba32
record_format dspace
spelling oai:doaj.org-article:02703bbdf90f439dbcc60f6f02f5ba322021-11-25T17:24:23ZAn Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology10.3390/electronics102227552079-9292https://doaj.org/article/02703bbdf90f439dbcc60f6f02f5ba322021-11-01T00:00:00Zhttps://www.mdpi.com/2079-9292/10/22/2755https://doaj.org/toc/2079-9292Memory chips need large capacitors in their periphery to drive boosted word-lines and bit-lines for read and write operations. In a previous work, scalable capacitors were proposed for 3D crosspoint memory to keep the area for the capacitors constant over technology generations. This paper proposes the capacitance models of three types of wiring capacitors: (1) vertical capacitor, (2) vertical and horizontal capacitor with next-neighbor wires connected with the other terminal, and (3) vertical and horizontal capacitor with next-neighbor pairs connected with the other terminal. These models are based on Wong’s crossover capacitor model to determine the capacitor structure with the highest capacitance density in 3D crosspoint memory technology. One can determine the best structure through optimizing the process parameters such as the height <i>H</i> of the insulation material between the metal wires and the thickness <i>T</i> of the metal wires and the design rules such as the width <i>W</i> and space <i>S</i> of metal wires. The model accuracy was in good agreement with the measurement of twelve types of capacitor structures fabricated in a 180 nm 6 metal standard CMOS process with the maximum error of 20%. Contour plots of the capacitance density across <i>H</i> vs. <i>S</i> where it is assumed that <i>W</i> = <i>T</i> = <i>S</i> are shown. As a result, the boundary condition regarding <i>H</i> and <i>S</i> is determined per 3D crosspoint memory technology with three, four, or five levels of wires.Yuya ToneToru TanzawaMDPI AGarticlescalable capacitorcapacitor model3D crosspoint memoryoptimum structuredecoupling capacitormetal-on-metalElectronicsTK7800-8360ENElectronics, Vol 10, Iss 2755, p 2755 (2021)
institution DOAJ
collection DOAJ
language EN
topic scalable capacitor
capacitor model
3D crosspoint memory
optimum structure
decoupling capacitor
metal-on-metal
Electronics
TK7800-8360
spellingShingle scalable capacitor
capacitor model
3D crosspoint memory
optimum structure
decoupling capacitor
metal-on-metal
Electronics
TK7800-8360
Yuya Tone
Toru Tanzawa
An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
description Memory chips need large capacitors in their periphery to drive boosted word-lines and bit-lines for read and write operations. In a previous work, scalable capacitors were proposed for 3D crosspoint memory to keep the area for the capacitors constant over technology generations. This paper proposes the capacitance models of three types of wiring capacitors: (1) vertical capacitor, (2) vertical and horizontal capacitor with next-neighbor wires connected with the other terminal, and (3) vertical and horizontal capacitor with next-neighbor pairs connected with the other terminal. These models are based on Wong’s crossover capacitor model to determine the capacitor structure with the highest capacitance density in 3D crosspoint memory technology. One can determine the best structure through optimizing the process parameters such as the height <i>H</i> of the insulation material between the metal wires and the thickness <i>T</i> of the metal wires and the design rules such as the width <i>W</i> and space <i>S</i> of metal wires. The model accuracy was in good agreement with the measurement of twelve types of capacitor structures fabricated in a 180 nm 6 metal standard CMOS process with the maximum error of 20%. Contour plots of the capacitance density across <i>H</i> vs. <i>S</i> where it is assumed that <i>W</i> = <i>T</i> = <i>S</i> are shown. As a result, the boundary condition regarding <i>H</i> and <i>S</i> is determined per 3D crosspoint memory technology with three, four, or five levels of wires.
format article
author Yuya Tone
Toru Tanzawa
author_facet Yuya Tone
Toru Tanzawa
author_sort Yuya Tone
title An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
title_short An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
title_full An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
title_fullStr An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
title_full_unstemmed An Optimum Structure of Scalable Capacitors in 3D Crosspoint Memory Technology
title_sort optimum structure of scalable capacitors in 3d crosspoint memory technology
publisher MDPI AG
publishDate 2021
url https://doaj.org/article/02703bbdf90f439dbcc60f6f02f5ba32
work_keys_str_mv AT yuyatone anoptimumstructureofscalablecapacitorsin3dcrosspointmemorytechnology
AT torutanzawa anoptimumstructureofscalablecapacitorsin3dcrosspointmemorytechnology
AT yuyatone optimumstructureofscalablecapacitorsin3dcrosspointmemorytechnology
AT torutanzawa optimumstructureofscalablecapacitorsin3dcrosspointmemorytechnology
_version_ 1718412387747364864