Area efficient camouflaging technique for securing IC reverse engineering.

Reverse engineering is a burning issue in Integrated Circuit (IC) design and manufacturing. In the semiconductor industry, it results in a revenue loss of billions of dollars every year. In this work, an area efficient, high-performance IC camouflaging technique is proposed at the physical design le...

Descripción completa

Guardado en:

Detalles Bibliográficos
Autores principales:	Md Liakot Ali, Md Ismail Hossain, Fakir Sharif Hossain
Formato:	article
Lenguaje:	EN
Publicado:	Public Library of Science (PLoS) 2021
Materias:	Medicine R Science Q
Acceso en línea:	https://doaj.org/article/2660dfc6cbb342c287fa3ab28f50bcf0
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

id	oai:doaj.org-article:2660dfc6cbb342c287fa3ab28f50bcf0
record_format	dspace
spelling	oai:doaj.org-article:2660dfc6cbb342c287fa3ab28f50bcf02021-12-02T20:04:25ZArea efficient camouflaging technique for securing IC reverse engineering.1932-620310.1371/journal.pone.0257679https://doaj.org/article/2660dfc6cbb342c287fa3ab28f50bcf02021-01-01T00:00:00Zhttps://doi.org/10.1371/journal.pone.0257679https://doaj.org/toc/1932-6203Reverse engineering is a burning issue in Integrated Circuit (IC) design and manufacturing. In the semiconductor industry, it results in a revenue loss of billions of dollars every year. In this work, an area efficient, high-performance IC camouflaging technique is proposed at the physical design level to combat the integrated circuit's reverse engineering. An attacker may not identify various logic gates in the layout due to similar image output. In addition, a dummy or true contact-based technique is implemented for optimum outcomes. A library of gates is proposed that contains the various camouflaged primitive gates developed by a combination of using the metal routing technique along with the dummy contact technique. This work shows the superiority of the proposed technique's performance matrix with those of existing works regarding resource burden, area, and delay. The proposed library is expected to make open source to help ASIC designers secure IC design and save colossal revenue loss.Md Liakot AliMd Ismail HossainFakir Sharif HossainPublic Library of Science (PLoS)articleMedicineRScienceQENPLoS ONE, Vol 16, Iss 11, p e0257679 (2021)
institution	DOAJ
collection	DOAJ
language	EN
topic	Medicine R Science Q
spellingShingle	Medicine R Science Q Md Liakot Ali Md Ismail Hossain Fakir Sharif Hossain Area efficient camouflaging technique for securing IC reverse engineering.
description	Reverse engineering is a burning issue in Integrated Circuit (IC) design and manufacturing. In the semiconductor industry, it results in a revenue loss of billions of dollars every year. In this work, an area efficient, high-performance IC camouflaging technique is proposed at the physical design level to combat the integrated circuit's reverse engineering. An attacker may not identify various logic gates in the layout due to similar image output. In addition, a dummy or true contact-based technique is implemented for optimum outcomes. A library of gates is proposed that contains the various camouflaged primitive gates developed by a combination of using the metal routing technique along with the dummy contact technique. This work shows the superiority of the proposed technique's performance matrix with those of existing works regarding resource burden, area, and delay. The proposed library is expected to make open source to help ASIC designers secure IC design and save colossal revenue loss.
format	article
author	Md Liakot Ali Md Ismail Hossain Fakir Sharif Hossain
author_facet	Md Liakot Ali Md Ismail Hossain Fakir Sharif Hossain
author_sort	Md Liakot Ali
title	Area efficient camouflaging technique for securing IC reverse engineering.
title_short	Area efficient camouflaging technique for securing IC reverse engineering.
title_full	Area efficient camouflaging technique for securing IC reverse engineering.
title_fullStr	Area efficient camouflaging technique for securing IC reverse engineering.
title_full_unstemmed	Area efficient camouflaging technique for securing IC reverse engineering.
title_sort	area efficient camouflaging technique for securing ic reverse engineering.
publisher	Public Library of Science (PLoS)
publishDate	2021
url	https://doaj.org/article/2660dfc6cbb342c287fa3ab28f50bcf0
work_keys_str_mv	AT mdliakotali areaefficientcamouflagingtechniqueforsecuringicreverseengineering AT mdismailhossain areaefficientcamouflagingtechniqueforsecuringicreverseengineering AT fakirsharifhossain areaefficientcamouflagingtechniqueforsecuringicreverseengineering
_version_	1718375590593036288

Area efficient camouflaging technique for securing IC reverse engineering.

Ejemplares similares