Area efficient camouflaging technique for securing IC reverse engineering.
Reverse engineering is a burning issue in Integrated Circuit (IC) design and manufacturing. In the semiconductor industry, it results in a revenue loss of billions of dollars every year. In this work, an area efficient, high-performance IC camouflaging technique is proposed at the physical design le...
Guardado en:
Autores principales: | Md Liakot Ali, Md Ismail Hossain, Fakir Sharif Hossain |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Public Library of Science (PLoS)
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/2660dfc6cbb342c287fa3ab28f50bcf0 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Design of a BIST implemented AES crypto-processor ASIC.
por: Md Liakot Ali, et al.
Publicado: (2021)
por: Md Liakot Ali, et al.
Publicado: (2021)
Ejemplares similares
-
Area efficient camouflaging technique for securing IC reverse engineering
por: Md. Liakot Ali, et al.
Publicado: (2021) -
Design of a BIST implemented AES crypto-processor ASIC.
por: Md Liakot Ali, et al.
Publicado: (2021) -
Design of a BIST implemented AES crypto-processor ASIC
por: Md. Liakot Ali, et al.
Publicado: (2021) -
Analog hardware trojan design and detection in OFDM based wireless cryptographic ICs.
por: Liakot Ali, et al.
Publicado: (2021) -
Repeated evolution of camouflage in speciose desert rodents
por: Zbyszek Boratyński, et al.
Publicado: (2017)