Design of a BIST implemented AES crypto-processor ASIC.
This paper presents the design of a Built-in-self-Test (BIST) implemented Advanced Encryption Standard (AES) cryptoprocessor Application Specific Integrated Circuit (ASIC). AES has been proved as the strongest symmetric encryption algorithm declared by USA Govt. and it outperforms all other existing...
Enregistré dans:
Auteurs principaux: | Md Liakot Ali, Md Shazzatur Rahman, Fakir Sharif Hossain |
---|---|
Format: | article |
Langue: | EN |
Publié: |
Public Library of Science (PLoS)
2021
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/29a3abaf94e446f3b4281dad1f69d446 |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Design of a BIST implemented AES crypto-processor ASIC
par: Md. Liakot Ali, et autres
Publié: (2021) -
Area efficient camouflaging technique for securing IC reverse engineering.
par: Md Liakot Ali, et autres
Publié: (2021) -
Area efficient camouflaging technique for securing IC reverse engineering
par: Md. Liakot Ali, et autres
Publié: (2021) -
Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
par: Rashid Muhammad
Publié: (2021) -
Dual actions of Psalmotoxin at ASIC1a and ASIC2a heteromeric channels (ASIC1a/2a)
par: Yi Liu, et autres
Publié: (2018)