Area efficient camouflaging technique for securing IC reverse engineering
Reverse engineering is a burning issue in Integrated Circuit (IC) design and manufacturing. In the semiconductor industry, it results in a revenue loss of billions of dollars every year. In this work, an area efficient, high-performance IC camouflaging technique is proposed at the physical design le...
Enregistré dans:
Auteurs principaux: | Md. Liakot Ali, Md. Ismail Hossain, Fakir Sharif Hossain |
---|---|
Format: | article |
Langue: | EN |
Publié: |
Public Library of Science (PLoS)
2021
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/3485c287cb324377b9cb0dd08e42c13e |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
Design of a BIST implemented AES crypto-processor ASIC.
par: Md Liakot Ali, et autres
Publié: (2021)
par: Md Liakot Ali, et autres
Publié: (2021)
Documents similaires
-
Area efficient camouflaging technique for securing IC reverse engineering.
par: Md Liakot Ali, et autres
Publié: (2021) -
Design of a BIST implemented AES crypto-processor ASIC.
par: Md Liakot Ali, et autres
Publié: (2021) -
Design of a BIST implemented AES crypto-processor ASIC
par: Md. Liakot Ali, et autres
Publié: (2021) -
Analog hardware trojan design and detection in OFDM based wireless cryptographic ICs.
par: Liakot Ali, et autres
Publié: (2021) -
Repeated evolution of camouflage in speciose desert rodents
par: Zbyszek Boratyński, et autres
Publié: (2017)