Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
Enregistré dans:
Auteur principal: | Rashid Muhammad |
---|---|
Format: | article |
Langue: | EN |
Publié: |
Wiley
2021
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/38b10a5bb96841eea9313be9b0d6a478 |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Fragmented software‐based self‐test technique for online intermittent fault detection in processors
par: Vasudevan Matampu Suryasarman, et autres
Publié: (2021) -
A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
par: Naveen Kr. Kabra, et autres
Publié: (2021) -
Recycled integrated circuit detection using reliability analysis and machine learning algorithms
par: Udaya Shankar Santhana Krishnan, et autres
Publié: (2021) -
Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
par: Hemanth Krishna L., et autres
Publié: (2021) -
An optimized knight traversal technique to detect multiple faults and Module Sequence Graph based reconfiguration of microfluidic biochip
par: Basudev Saha, et autres
Publié: (2021)