Reduction of the error in the hardware neural network
Specialized hardware implementations of Artificial Neural Networks (ANNs) can offer faster execution than general-purpose microprocessors by taking advantage of reusable modules, parallel processes and specialized computational components. Modern high-density Field Programmable Gate Arrays (FPGAs)...
Guardado en:
Autor principal: | Dhafer r. Zaghar |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Al-Khwarizmi College of Engineering – University of Baghdad
2007
|
Materias: | |
Acceso en línea: | https://doaj.org/article/44d3932206954187abef1a352f117c5d |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Reduction of the error in the hardware neural network
por: Dhafer r. Zaghar
Publicado: (2007) -
Low Cost Hardware Back Propagation Algorithm
por: Ammar A. Hassan
Publicado: (2007) -
Low Cost Hardware Back Propagation Algorithm
por: Ammar A. Hassan
Publicado: (2007) -
Low Cost Hardware Back Propagation Algorithm
por: Ammarx A. Hassan
Publicado: (2017) -
The Inverse Solution Of Dexterous Robot By Using Neural Networks
por: Bahaa Ibraheem Kazem, et al.
Publicado: (2007)