Silicon CMOS architecture for a spin-based quantum computer
Realisation of large-scale quantum computation requires both error correction capability and a large number of qubits. Here, the authors propose to use a CMOS-compatible architecture featuring a spin qubit surface code and individual qubit control via floating memory gate electrodes.
Enregistré dans:
| Auteurs principaux: | , , , |
|---|---|
| Format: | article |
| Langue: | EN |
| Publié: |
Nature Portfolio
2017
|
| Sujets: | |
| Accès en ligne: | https://doaj.org/article/53975e69be2e4da4a7d56b8f410a4bf2 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|