A novel, efficient CNTFET Galois design as a basic ternary-valued logic field
Peiman Keshavarzian1, Mahla Mohammad Mirzaee21Kerman Branch, Computer Engineering Department, Islamic Azad University, Kerman, Iran; 2Science and Research Branch, Computer Engineering Department, IA University, Kerman, IranAbstract: This paper presents arithmetic operations, including addition and m...
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | article |
| Lenguaje: | EN |
| Publicado: |
Dove Medical Press
2012
|
| Materias: | |
| Acceso en línea: | https://doaj.org/article/65616b96773f41cab45220375720fbcd |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| Sumario: | Peiman Keshavarzian1, Mahla Mohammad Mirzaee21Kerman Branch, Computer Engineering Department, Islamic Azad University, Kerman, Iran; 2Science and Research Branch, Computer Engineering Department, IA University, Kerman, IranAbstract: This paper presents arithmetic operations, including addition and multiplication, in the ternary Galois field through carbon nanotube field-effect transistors (CNTFETs). Ternary logics have received considerable attention among all the multiple-valued logics. Multiple-valued logics are an alternative to common-practice binary logic, which mostly has been expanded from ternary (three-valued) logic. CNTFETs are used to improve Galois field circuit performance. In this study, a novel design technique for ternary logic gates based on CNTFETs was used to design novel, efficient Galois field circuits that will be compared with the existing resistive-load CNTFET circuit designs. In this paper, by using carbon nanotube technology and avoiding the use of resistors, we will reduce power consumption and delay, and will also achieve a better product. Simulation results using HSPICE illustrate substantial improvement in speed and power consumption.Keywords: galois field, CNTFET, MVL circuit design |
|---|