High-speed devices for modular reduction with minimal hardware costs

Asymmetric cryptosystems have an important advantage over symmetric systems, since only the public key is transmitted. However, asymmetric cryptographic algorithms have a lower speed compared to symmetric ones. When encrypting and decrypting in asymmetric cryptographic algorithms, complex and cumber...

Descripción completa

Guardado en:

Detalles Bibliográficos
Autores principales:	S. Tynymbayev, R. Berdibayev, T. Omar, Y. Aitkhozhayeva, A. Shaikulova, S. Adilbekkyzy
Formato:	article
Lenguaje:	EN
Publicado:	Taylor & Francis Group 2019
Materias:	modular reduction former of partial remainders comparators high-speed hardware implementation fpga Engineering (General). Civil engineering (General) TA1-2040
Acceso en línea:	https://doaj.org/article/680ab7dcf1744e5fa2cb5ef9a4113ea9
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

id	oai:doaj.org-article:680ab7dcf1744e5fa2cb5ef9a4113ea9
record_format	dspace
spelling	oai:doaj.org-article:680ab7dcf1744e5fa2cb5ef9a4113ea92021-11-04T15:51:57ZHigh-speed devices for modular reduction with minimal hardware costs2331-191610.1080/23311916.2019.1697555https://doaj.org/article/680ab7dcf1744e5fa2cb5ef9a4113ea92019-01-01T00:00:00Zhttp://dx.doi.org/10.1080/23311916.2019.1697555https://doaj.org/toc/2331-1916Asymmetric cryptosystems have an important advantage over symmetric systems, since only the public key is transmitted. However, asymmetric cryptographic algorithms have a lower speed compared to symmetric ones. When encrypting and decrypting in asymmetric cryptographic algorithms, complex and cumbersome procedures are used to raise very large numbers to a power modulo (modular exponentiation). In this case, the most resource-consuming operation is the modular reduction operation. One of the solutions to improve performance is the development of high-speed circuit solutions for modular reduction, the main task of which is to obtain the remainder of the division of a reducible number by the module. The structure of a high-speed former of partial remainders based on one binary adder and three comparison circuits is proposed, which can significantly decrease the hardware costs of devices for reducing numbers of multi bits in modulus. Based on the proposed former of partial remainders, a block diagram of a high-speed device for reducing the number modulo with sequential action was developed. Using this principle, a structural block diagram of a device of sequential action of a matrix type is developed. Based on the matrix circuit, a pipelined matrix circuit for reducing the number modulo is designed to process the data stream. A formula is given for estimating the gain in time when processing data streams. Algorithmic validation and verification of the high-speed devices for modular reduction with minimal hardware costs of sequential action was carried out on programmable logic-integrated circuits (FPGAs). For this, The Nexys 4 board based on the Artix-7 Field Programmable Gate Array (FPGA) from Xilinx was chosen. Verilog HDL is used to describe the circuit for reducing a number modulo. The results of a timing simulation of the device are presented in the form of time diagrams for a given 8-bit and 16-bit numbers, confirming the correct operation of the device.S. TynymbayevR. BerdibayevT. OmarY. AitkhozhayevaA. ShaikulovaS. AdilbekkyzyTaylor & Francis Grouparticlemodular reductionformer of partial remainderscomparatorshigh-speed hardware implementationfpgaEngineering (General). Civil engineering (General)TA1-2040ENCogent Engineering, Vol 6, Iss 1 (2019)
institution	DOAJ
collection	DOAJ
language	EN
topic	modular reduction former of partial remainders comparators high-speed hardware implementation fpga Engineering (General). Civil engineering (General) TA1-2040
spellingShingle	modular reduction former of partial remainders comparators high-speed hardware implementation fpga Engineering (General). Civil engineering (General) TA1-2040 S. Tynymbayev R. Berdibayev T. Omar Y. Aitkhozhayeva A. Shaikulova S. Adilbekkyzy High-speed devices for modular reduction with minimal hardware costs
description	Asymmetric cryptosystems have an important advantage over symmetric systems, since only the public key is transmitted. However, asymmetric cryptographic algorithms have a lower speed compared to symmetric ones. When encrypting and decrypting in asymmetric cryptographic algorithms, complex and cumbersome procedures are used to raise very large numbers to a power modulo (modular exponentiation). In this case, the most resource-consuming operation is the modular reduction operation. One of the solutions to improve performance is the development of high-speed circuit solutions for modular reduction, the main task of which is to obtain the remainder of the division of a reducible number by the module. The structure of a high-speed former of partial remainders based on one binary adder and three comparison circuits is proposed, which can significantly decrease the hardware costs of devices for reducing numbers of multi bits in modulus. Based on the proposed former of partial remainders, a block diagram of a high-speed device for reducing the number modulo with sequential action was developed. Using this principle, a structural block diagram of a device of sequential action of a matrix type is developed. Based on the matrix circuit, a pipelined matrix circuit for reducing the number modulo is designed to process the data stream. A formula is given for estimating the gain in time when processing data streams. Algorithmic validation and verification of the high-speed devices for modular reduction with minimal hardware costs of sequential action was carried out on programmable logic-integrated circuits (FPGAs). For this, The Nexys 4 board based on the Artix-7 Field Programmable Gate Array (FPGA) from Xilinx was chosen. Verilog HDL is used to describe the circuit for reducing a number modulo. The results of a timing simulation of the device are presented in the form of time diagrams for a given 8-bit and 16-bit numbers, confirming the correct operation of the device.
format	article
author	S. Tynymbayev R. Berdibayev T. Omar Y. Aitkhozhayeva A. Shaikulova S. Adilbekkyzy
author_facet	S. Tynymbayev R. Berdibayev T. Omar Y. Aitkhozhayeva A. Shaikulova S. Adilbekkyzy
author_sort	S. Tynymbayev
title	High-speed devices for modular reduction with minimal hardware costs
title_short	High-speed devices for modular reduction with minimal hardware costs
title_full	High-speed devices for modular reduction with minimal hardware costs
title_fullStr	High-speed devices for modular reduction with minimal hardware costs
title_full_unstemmed	High-speed devices for modular reduction with minimal hardware costs
title_sort	high-speed devices for modular reduction with minimal hardware costs
publisher	Taylor & Francis Group
publishDate	2019
url	https://doaj.org/article/680ab7dcf1744e5fa2cb5ef9a4113ea9
work_keys_str_mv	AT stynymbayev highspeeddevicesformodularreductionwithminimalhardwarecosts AT rberdibayev highspeeddevicesformodularreductionwithminimalhardwarecosts AT tomar highspeeddevicesformodularreductionwithminimalhardwarecosts AT yaitkhozhayeva highspeeddevicesformodularreductionwithminimalhardwarecosts AT ashaikulova highspeeddevicesformodularreductionwithminimalhardwarecosts AT sadilbekkyzy highspeeddevicesformodularreductionwithminimalhardwarecosts
_version_	1718444653828636672

High-speed devices for modular reduction with minimal hardware costs

Ejemplares similares