High-speed devices for modular reduction with minimal hardware costs
Asymmetric cryptosystems have an important advantage over symmetric systems, since only the public key is transmitted. However, asymmetric cryptographic algorithms have a lower speed compared to symmetric ones. When encrypting and decrypting in asymmetric cryptographic algorithms, complex and cumber...
Guardado en:
Autores principales: | S. Tynymbayev, R. Berdibayev, T. Omar, Y. Aitkhozhayeva, A. Shaikulova, S. Adilbekkyzy |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Taylor & Francis Group
2019
|
Materias: | |
Acceso en línea: | https://doaj.org/article/680ab7dcf1744e5fa2cb5ef9a4113ea9 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
A general method for to decompose modular multiplicative inverse operators over Group of units
por: Cortés Vega,Luis A.
Publicado: (2018) -
Hardware Implementation of the CCSDS 123.0-B-2 Near-Lossless Compression Standard Following an HLS Design Methodology
por: Yubal Barrios, et al.
Publicado: (2021) -
Implementación hardware de la función Hash SHA3-256 usando una arquitectura Pipeline
por: Nieto Ramirez,Nathaly, et al.
Publicado: (2019) -
Digitization Algorithms in Ring Oscillator Physically Unclonable Functions as a Main Factor Achieving Hardware Security
por: Guillermo Diez-Senorans, et al.
Publicado: (2021) -
Racing BIKE: Improved Polynomial Multiplication and Inversion in Hardware
por: Jan Richter-Brockmann, et al.
Publicado: (2021)