Hardware emulation of stochastic p-bits for invertible logic
Abstract The common feature of nearly all logic and memory devices is that they make use of stable units to represent 0’s and 1’s. A completely different paradigm is based on three-terminal stochastic units which could be called “p-bits”, where the output is a random telegraphic signal continuously...
Enregistré dans:
Auteurs principaux: | Ahmed Zeeshan Pervaiz, Lakshmi Anirudh Ghantasala, Kerem Yunus Camsari, Supriyo Datta |
---|---|
Format: | article |
Langue: | EN |
Publié: |
Nature Portfolio
2017
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/6b3f5f94e4f343d895c8eecc88bb5946 |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Hardware Architecture of Stochastic Computing Neural Network
par: CHEN Yuhao, SONG Yinjie, ZHU Yanan, GAO Yunfei, LI Hongge+
Publié: (2021) -
BIT.
Publié: (1995) -
Designing accurate emulators for scientific processes using calibration-driven deep models
par: Jayaraman J. Thiagarajan, et autres
Publié: (2020) -
A Futurist Emulation of Horace
par: Manfred Schruba
Publié: (2021) -
Real-Time Hardware-in-the-Loop Testing of IEC 61850 GOOSE-Based Logically Selective Adaptive Protection of AC Microgrid
par: Aushiq Ali Memon, et autres
Publié: (2021)