Power Efficient Design of High-Performance Convolutional Neural Networks Hardware Accelerator on FPGA: A Case Study With GoogLeNet
Convolutional neural networks (CNNs) have dominated image recognition and object detection models in the last few years. They can achieve the highest accuracies with several applications such as automotive and biomedical applications. CNNs are usually implemented by using Graphical Processing Units...
Saved in:
| Main Authors: | Ahmed J. Abd El-Maksoud, Mohamed Ebbed, Ahmed H. Khalil, Hassan Mostafa |
|---|---|
| Format: | article |
| Language: | EN |
| Published: |
IEEE
2021
|
| Subjects: | |
| Online Access: | https://doaj.org/article/76953a014d404d07a2d8a929652c98f7 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Interference Signal Identification of Sensor Array Based on Convolutional Neural Network and FPGA Implementation
by: Lin Huang, et al.
Published: (2021) -
Sparse-PE: A Performance-Efficient Processing Engine Core for Sparse Convolutional Neural Networks
by: Mahmood Azhar Qureshi, et al.
Published: (2021) -
Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021) -
Fixed-Point Processing of the SAR Back-Projection Algorithm on FPGA
by: Don Lahiru Nirmal Hettiarachchi, et al.
Published: (2021) -
FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit
by: Mannhee Cho, et al.
Published: (2021)