Dielectric Engineering to Suppress Cell-to-Cell Programming Voltage Interference in 3D NAND Flash Memory
In contrast to conventional 2-dimensional (2D) NAND flash memory, in 3D NAND flash memory, cell-to-cell interference stemming from parasitic capacitance between the word-lines (WLs) is difficult to control because the number of WLs, achieved for better packing density, have been dramatically increas...
Guardado en:
Autores principales: | Woo-Jin Jung, Jun-Young Park |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
MDPI AG
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/7d81118ead744c04afee6966bb63ae60 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Novel Boosting Scheme Using Asymmetric Pass Voltage for Reducing Program Disturbance in 3-Dimensional NAND Flash Memory
por: Dae Woong Kwon, et al.
Publicado: (2018) -
An Early-Life NAND Flash Endurance Prediction System
por: Barry Fitzgerald, et al.
Publicado: (2021) -
Impact of Residual Stress on a Polysilicon Channel in Scaled 3D NAND Flash Memory
por: Juyoung Lee, et al.
Publicado: (2021) -
A Class of Lightweight Spherical-Axicon Dielectric Lenses for High Gain Wideband Antennas
por: Renato Cicchetti, et al.
Publicado: (2021) -
Synthesis of Fullerenes from a Nonaromatic Chloroform through a Newly Developed Ultrahigh-Temperature Flash Vacuum Pyrolysis Apparatus
por: Hong-Gang Zhang, et al.
Publicado: (2021)