Describir: Design of 10T SRAM cell with improved read performance and expanded write margin