Design of 10T SRAM cell with improved read performance and expanded write margin

Abstract The need of genuine processors operation improvement cultivates the necessity for reliable, low power and fast memories. Several challenges follow this improvement at lower technology nodes. The impact of variability of process, temperature and voltage, on different performance parameters t...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autores principales: Ashish Sachdeva, V. K. Tomar
Formato: article
Lenguaje:EN
Publicado: Wiley 2021
Materias:
Acceso en línea:https://doaj.org/article/89c3b594cf4c469d96fc8de6a893508d
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares