Design of 10T SRAM cell with improved read performance and expanded write margin
Abstract The need of genuine processors operation improvement cultivates the necessity for reliable, low power and fast memories. Several challenges follow this improvement at lower technology nodes. The impact of variability of process, temperature and voltage, on different performance parameters t...
Guardado en:
Autores principales: | Ashish Sachdeva, V. K. Tomar |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Wiley
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/89c3b594cf4c469d96fc8de6a893508d |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Editorial Introduction to Issue 10 of the Journal of the Text Encoding Initiative
por: Marjorie Burghart, et al.
Publicado: (2019) -
Analytical model and simulation‐based analysis of a work function engineered triple metal tunnel field‐effect transistor device showing excellent device performance
por: Ria Bose, et al.
Publicado: (2021) -
A TEI Customization for Writing TEI Customizations
por: Syd Bauman
Publicado: (2019) -
Research and Implementation of Fast-LPRNet Algorithm for License Plate Recognition
por: Zhichao Wang, et al.
Publicado: (2021) -
Signatures of Transient Overvoltages in Low Voltage Power Systems in Tea Factories and Their Implications on Insulation Deterioration and Allied Power Quality Issues
por: Earl A. R. L. Pannila, et al.
Publicado: (2021)