Design of 10T SRAM cell with improved read performance and expanded write margin
Abstract The need of genuine processors operation improvement cultivates the necessity for reliable, low power and fast memories. Several challenges follow this improvement at lower technology nodes. The impact of variability of process, temperature and voltage, on different performance parameters t...
Saved in:
Main Authors: | Ashish Sachdeva, V. K. Tomar |
---|---|
Format: | article |
Language: | EN |
Published: |
Wiley
2021
|
Subjects: | |
Online Access: | https://doaj.org/article/89c3b594cf4c469d96fc8de6a893508d |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Editorial Introduction to Issue 10 of the Journal of the Text Encoding Initiative
by: Marjorie Burghart, et al.
Published: (2019) -
Analytical model and simulation‐based analysis of a work function engineered triple metal tunnel field‐effect transistor device showing excellent device performance
by: Ria Bose, et al.
Published: (2021) -
A TEI Customization for Writing TEI Customizations
by: Syd Bauman
Published: (2019) -
Research and Implementation of Fast-LPRNet Algorithm for License Plate Recognition
by: Zhichao Wang, et al.
Published: (2021) -
Signatures of Transient Overvoltages in Low Voltage Power Systems in Tea Factories and Their Implications on Insulation Deterioration and Allied Power Quality Issues
by: Earl A. R. L. Pannila, et al.
Published: (2021)