Design of 10T SRAM cell with improved read performance and expanded write margin

Abstract The need of genuine processors operation improvement cultivates the necessity for reliable, low power and fast memories. Several challenges follow this improvement at lower technology nodes. The impact of variability of process, temperature and voltage, on different performance parameters t...

Full description

Saved in:
Bibliographic Details
Main Authors: Ashish Sachdeva, V. K. Tomar
Format: article
Language:EN
Published: Wiley 2021
Subjects:
Online Access:https://doaj.org/article/89c3b594cf4c469d96fc8de6a893508d
Tags: Add Tag
No Tags, Be the first to tag this record!