Describir: Reconfigurable Architecture and Dataflow for Memory Traffic Minimization of CNNs Computation