Area efficient folded undecimator based ECG detector

Abstract This paper presents an area-efficient folded wavelet filter-based Electrocardiogram (ECG) detector for cardiac pacemakers. The modified folded undecimator based detector consists of Wavelet Filter Bank, QRS complex detector with Generalized Likelihood Ratio Test (GLRT) block and noise detec...

Descripción completa

Guardado en:

Detalles Bibliográficos
Autores principales:	A. Uma, P. Kalpana
Formato:	article
Lenguaje:	EN
Publicado:	Nature Portfolio 2021
Materias:	Medicine R Science Q
Acceso en línea:	https://doaj.org/article/aa7230b4b86c43ccabd6b77b3c72316c
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

id	oai:doaj.org-article:aa7230b4b86c43ccabd6b77b3c72316c
record_format	dspace
spelling	oai:doaj.org-article:aa7230b4b86c43ccabd6b77b3c72316c2021-12-02T14:26:55ZArea efficient folded undecimator based ECG detector10.1038/s41598-021-82231-22045-2322https://doaj.org/article/aa7230b4b86c43ccabd6b77b3c72316c2021-02-01T00:00:00Zhttps://doi.org/10.1038/s41598-021-82231-2https://doaj.org/toc/2045-2322Abstract This paper presents an area-efficient folded wavelet filter-based Electrocardiogram (ECG) detector for cardiac pacemakers. The modified folded undecimator based detector consists of Wavelet Filter Bank, QRS complex detector with Generalized Likelihood Ratio Test (GLRT) block and noise detector. A high-level transformation technique such as folding transformation and Cutset retiming are applied to the GLRT block in order to reduce the silicon area. Folding is a high-level transformation applied at the architectural level to enhance the performance of DSP architectures. It reduces the number of adders, multipliers and delay elements in the architecture. The Cutset retiming reduces clock period of the architecture by changing position of delay elements in the critical path. The folding transformation and cutset retiming implement the functional blocks of the GLRT circuit with minimum hardware. The modified folded ECG detector is tested for short term and long-term MIT-BIH databases. The results show that the modified folded undecimator detector has hardware savings and achieves sensitivity of 99.95%, positive prediction of 99.97% and Detection Error Rate (DER) of 0.061. The folded GLRT block architecture is synthesized with FPGA Zed board XC7Z010CLG484-1. Results show that the device utilization and power consumption are lesser than the conventional GLRT structure.A. UmaP. KalpanaNature PortfolioarticleMedicineRScienceQENScientific Reports, Vol 11, Iss 1, Pp 1-18 (2021)
institution	DOAJ
collection	DOAJ
language	EN
topic	Medicine R Science Q
spellingShingle	Medicine R Science Q A. Uma P. Kalpana Area efficient folded undecimator based ECG detector
description	Abstract This paper presents an area-efficient folded wavelet filter-based Electrocardiogram (ECG) detector for cardiac pacemakers. The modified folded undecimator based detector consists of Wavelet Filter Bank, QRS complex detector with Generalized Likelihood Ratio Test (GLRT) block and noise detector. A high-level transformation technique such as folding transformation and Cutset retiming are applied to the GLRT block in order to reduce the silicon area. Folding is a high-level transformation applied at the architectural level to enhance the performance of DSP architectures. It reduces the number of adders, multipliers and delay elements in the architecture. The Cutset retiming reduces clock period of the architecture by changing position of delay elements in the critical path. The folding transformation and cutset retiming implement the functional blocks of the GLRT circuit with minimum hardware. The modified folded ECG detector is tested for short term and long-term MIT-BIH databases. The results show that the modified folded undecimator detector has hardware savings and achieves sensitivity of 99.95%, positive prediction of 99.97% and Detection Error Rate (DER) of 0.061. The folded GLRT block architecture is synthesized with FPGA Zed board XC7Z010CLG484-1. Results show that the device utilization and power consumption are lesser than the conventional GLRT structure.
format	article
author	A. Uma P. Kalpana
author_facet	A. Uma P. Kalpana
author_sort	A. Uma
title	Area efficient folded undecimator based ECG detector
title_short	Area efficient folded undecimator based ECG detector
title_full	Area efficient folded undecimator based ECG detector
title_fullStr	Area efficient folded undecimator based ECG detector
title_full_unstemmed	Area efficient folded undecimator based ECG detector
title_sort	area efficient folded undecimator based ecg detector
publisher	Nature Portfolio
publishDate	2021
url	https://doaj.org/article/aa7230b4b86c43ccabd6b77b3c72316c
work_keys_str_mv	AT auma areaefficientfoldedundecimatorbasedecgdetector AT pkalpana areaefficientfoldedundecimatorbasedecgdetector
_version_	1718391330697117696

Area efficient folded undecimator based ECG detector

Ejemplares similares