A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
Abstract The moduli 2n multiplier plays a vital role in the design of a residue number system processor. When the radix‐8 booth‐encoded technique is adopted to design this kind of multipliers, the hard multiple generator is crucial in terms of area, power, and delay. This paper presents an area and...
Guardado en:
Autores principales: | Naveen Kr. Kabra, Zuber M. Patel |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Wiley
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/b1b6d78d0ed54cf09049608f94eba939 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Fragmented software‐based self‐test technique for online intermittent fault detection in processors
por: Vasudevan Matampu Suryasarman, et al.
Publicado: (2021) -
Recycled integrated circuit detection using reliability analysis and machine learning algorithms
por: Udaya Shankar Santhana Krishnan, et al.
Publicado: (2021) -
Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
por: Hemanth Krishna L., et al.
Publicado: (2021) -
An optimized knight traversal technique to detect multiple faults and Module Sequence Graph based reconfiguration of microfluidic biochip
por: Basudev Saha, et al.
Publicado: (2021) -
Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
por: Rashid Muhammad
Publicado: (2021)