A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
Abstract The moduli 2n multiplier plays a vital role in the design of a residue number system processor. When the radix‐8 booth‐encoded technique is adopted to design this kind of multipliers, the hard multiple generator is crucial in terms of area, power, and delay. This paper presents an area and...
Saved in:
| Main Authors: | Naveen Kr. Kabra, Zuber M. Patel |
|---|---|
| Format: | article |
| Language: | EN |
| Published: |
Wiley
2021
|
| Subjects: | |
| Online Access: | https://doaj.org/article/b1b6d78d0ed54cf09049608f94eba939 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fragmented software‐based self‐test technique for online intermittent fault detection in processors
by: Vasudevan Matampu Suryasarman, et al.
Published: (2021) -
Recycled integrated circuit detection using reliability analysis and machine learning algorithms
by: Udaya Shankar Santhana Krishnan, et al.
Published: (2021) -
Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
by: Hemanth Krishna L., et al.
Published: (2021) -
An optimized knight traversal technique to detect multiple faults and Module Sequence Graph based reconfiguration of microfluidic biochip
by: Basudev Saha, et al.
Published: (2021) -
Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
by: Rashid Muhammad
Published: (2021)