A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
Abstract The moduli 2n multiplier plays a vital role in the design of a residue number system processor. When the radix‐8 booth‐encoded technique is adopted to design this kind of multipliers, the hard multiple generator is crucial in terms of area, power, and delay. This paper presents an area and...
Enregistré dans:
| Auteurs principaux: | Naveen Kr. Kabra, Zuber M. Patel |
|---|---|
| Format: | article |
| Langue: | EN |
| Publié: |
Wiley
2021
|
| Sujets: | |
| Accès en ligne: | https://doaj.org/article/b1b6d78d0ed54cf09049608f94eba939 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Fragmented software‐based self‐test technique for online intermittent fault detection in processors
par: Vasudevan Matampu Suryasarman, et autres
Publié: (2021) -
Recycled integrated circuit detection using reliability analysis and machine learning algorithms
par: Udaya Shankar Santhana Krishnan, et autres
Publié: (2021) -
Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
par: Hemanth Krishna L., et autres
Publié: (2021) -
An optimized knight traversal technique to detect multiple faults and Module Sequence Graph based reconfiguration of microfluidic biochip
par: Basudev Saha, et autres
Publié: (2021) -
Corrigendum: Throughput/area optimised pipelined architecture for elliptic curve crypto processor
par: Rashid Muhammad
Publié: (2021)