Automated Generation of Masked Hardware
Masking has been recognized as a sound and secure countermeasure for cryptographic implementations, protecting against physical side-channel attacks. Even though many different masking schemes have been presented over time, design and implementation of protected cryptographic Integrated Circuits (I...
Guardado en:
Autores principales: | David Knichel, Amir Moradi, Nicolai Müller, Pascal Sasdrich |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Ruhr-Universität Bochum
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/b229173ac2bd4128a482609c7ed91586 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Generic Hardware Private Circuits
por: David Knichel, et al.
Publicado: (2021) -
ModuloNET: Neural Networks Meet Modular Arithmetic for Efficient Hardware Masking
por: Anuj Dubey, et al.
Publicado: (2021) -
Cryptanalysis of Efficient Masked Ciphers: Applications to Low Latency
por: Tim Beyne, et al.
Publicado: (2021) -
Semi-Automatic Locating of Cryptographic Operations in Side-Channel Traces
por: Jens Trautmann, et al.
Publicado: (2021) -
Masked Accelerators and Instruction Set Extensions for Post-Quantum Cryptography
por: Tim Fritzmann, et al.
Publicado: (2021)