Analysis of High-Failure Mechanism Based on Gate-Controlled Device for Electro-Static Discharge Protection
As semiconductor process continues to advance, the miniaturization of feature sizes places higher demands on high-failure electro-static discharge (ESD) applications. This article explores the connection between the physical structure of a device-level silicon controlled rectifier (SCR) and high-fai...
Enregistré dans:
| Auteurs principaux: | , , , , , |
|---|---|
| Format: | article |
| Langue: | EN |
| Publié: |
IEEE
2020
|
| Sujets: | |
| Accès en ligne: | https://doaj.org/article/c25fca2cf82d4c759b04bbbec80ebe52 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Soyez le premier à ajouter un commentaire!