A New 13-Level Switched-Capacitor Inverter with Reduced Device Count

This paper proposed a new voltage-boosting 13-level switched-capacitor (SC) cost-effective inverter. The proposed topology comprises fourteen transistors, three capacitors and a single DC source to produce a 13-level staircase waveform. The capacitor voltage balancing problem is inherently solved by...

Description complète

Enregistré dans:
Détails bibliographiques
Auteurs principaux: Jena Kasinath, Panigrahi Chinmoy Kumar, Gupta Krishna Kumar
Format: article
Langue:EN
Publié: Sciendo 2021
Sujets:
Accès en ligne:https://doaj.org/article/cea7aa736055411f82197c2b5d76e8f9
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
Description
Résumé:This paper proposed a new voltage-boosting 13-level switched-capacitor (SC) cost-effective inverter. The proposed topology comprises fourteen transistors, three capacitors and a single DC source to produce a 13-level staircase waveform. The capacitor voltage balancing problem is inherently solved by the series/parallel technique. Structural description, working principle, calculation of optimum values of capacitance and modulation scheme are briefly described. The comparative analyses with the existing SC multilevel inverter (MLI) in terms of voltage gain, blocking voltage, total standing voltage (TSV), component per level factor and cost function illustrate the merits of the proposed topology. Further, simulation and experimental results at different loading conditions verify the feasibility of the proposed topology.