High Performance and Low power Monolithic Three-Dimensional Sub-50 nm Poly Si Thin film transistor (TFTs) Circuits

High Performance and Low power Monolithic Three-Dimensional Sub-50 nm Poly Si Thin film transistor (TFTs) Circuits

Abstract Development of manufacture trend for TFTs technologies has focused on improving electrical properties of films with the cost reduction to achieve commercialization. To achieve this goal, high-performance sub-50 nm TFTs-based MOSFETs with ON-current (Ion)/subthreshold swing (S.S.) of 181 µA/...

Full description

Saved in:
Bibliographic Details
Main Authors: Tsung-Ta Wu, Wen-Hsien Huang, Chih-Chao Yang, Hung-Chun Chen, Tung-Ying Hsieh, Wei-Sheng Lin, Ming-Hsuan Kao, Chiu-Hao Chen, Jie-Yi Yao, Yi-Ling Jian, Chiung-Chih Hsu, Kun-Lin Lin, Chang-Hong Shen, Yu-Lun Chueh, Jia-Min Shieh
Format: article
Language:EN
Published: Nature Portfolio 2017
Subjects:
Medicine
R
Science
Q
Online Access:https://doaj.org/article/dfca7c0d50a149839d75f7508a8ac08d
Tags: Add Tag
No Tags, Be the first to tag this record!

Similar Items

Similar Items