Reduction of the error in the hardware neural network
Specialized hardware implementations of Artificial Neural Networks (ANNs) can offer faster execution than general-purpose microprocessors by taking advantage of reusable modules, parallel processes and specialized computational components. Modern high-density Field Programmable Gate Arrays (FPGAs) o...
Guardado en:
Autor principal: | Dhafer r. Zaghar |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Al-Khwarizmi College of Engineering – University of Baghdad
2007
|
Materias: | |
Acceso en línea: | https://doaj.org/article/edc8f4f44bc4479e9ec2bd8dd4b88469 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Reduction of the error in the hardware neural network
por: Dhafer r. Zaghar
Publicado: (2007) -
Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
por: Fasih Ud Din Farrukh, et al.
Publicado: (2020) -
FPGA Implementation of Threshold-Type Binary Memristor and Its Application in Logic Circuit Design
por: Liu Yang, et al.
Publicado: (2021) -
Field Programmable Gate Array (FPGA) Model of Intelligent Traffic Light System with Saving Power
por: Ali Hashim Jryian
Publicado: (2012) -
Field Programmable Gate Array (FPGA) Model of Intelligent Traffic Light System with Saving Power
por: Ali Hashim Jryian
Publicado: (2012)