Text this: Gate Oxide and Implantation Process Co-Optimization for Low-Power MCU Applications