FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit
Convolutional neural networks (CNNs) are widely used in modern applications for their versatility and high classification accuracy. Field-programmable gate arrays (FPGAs) are considered to be suitable platforms for CNNs based on their high performance, rapid development, and reconfigurability. Altho...
Saved in:
Main Authors: | Mannhee Cho, Youngmin Kim |
---|---|
Format: | article |
Language: | EN |
Published: |
MDPI AG
2021
|
Subjects: | |
Online Access: | https://doaj.org/article/f24a1a1f14d7485baa6623c4d2ba1546 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Interference Signal Identification of Sensor Array Based on Convolutional Neural Network and FPGA Implementation
by: Lin Huang, et al.
Published: (2021) -
Design of universal convolutional layer IP core based on FPGA
by: Guochen AN, et al.
Published: (2021) -
Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021) -
Experimental Validation of Predictive Current Control for DFIG: FPGA Implementation
by: Manale Bouderbala, et al.
Published: (2021) -
Fixed-Point Processing of the SAR Back-Projection Algorithm on FPGA
by: Don Lahiru Nirmal Hettiarachchi, et al.
Published: (2021)