All‐digital built‐in self‐test scheme for charge‐pump phase‐locked loops
Abstract Charge‐pump phase‐locked loop (CP‐PLL) is widely used to generate timing signals in systems on chips (SoCs). However, the number of cores embedded in SoCs, the limited I/O port resources and the cost of external test equipment lead to the increase of test complexity and cost. An all‐digital...
Enregistré dans:
| Auteurs principaux: | , |
|---|---|
| Format: | article |
| Langue: | EN |
| Publié: |
Wiley
2021
|
| Sujets: | |
| Accès en ligne: | https://doaj.org/article/f4a029022d09420b8f6679a40282f41d |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|