Exploring Cortex-M Microarchitectural Side Channel Information Leakage
The growing Internet of Things (IoT) market demands side-channel attack resistant, efficient, cryptographic implementations. Such implementations, however, are microarchitecture-specific, and cannot be implemented without an in-depth structural knowledge of the CPU and memory information leakage pat...
Guardado en:
Autores principales: | Alessandro Barenghi, Luca Breveglieri, Niccolo Izzo, Gerardo Pelosi |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
IEEE
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/fee43eca6be34d29960fc9fe0bfc104f |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure
por: Ba-Anh Dao, et al.
Publicado: (2021) -
RT-Sniper: A Low-Overhead Defense Mechanism Pinpointing Cache Side-Channel Attacks
por: Minkyu Song, et al.
Publicado: (2021) -
MIRACLE: MIcRo-ArChitectural Leakage Evaluation
por: Ben Marshall, et al.
Publicado: (2021) -
Microarchitectural Adaptations in the Stomach of African Tree Pangolin (Manis tricuspis)
por: Ofusori,D. A, et al.
Publicado: (2008) -
A Finer-Grain Analysis of the Leakage (Non) Resilience of OCB
por: Francesco Berti, et al.
Publicado: (2021)