Design and Analysis of Asynchronous Sampling Duty Cycle Corrector

This paper presents a duty cycle correction scheme based on asynchronous sampling and associated settling analysis. The proposed duty cycle corrector circuit consumes less power and area compared to other corrector circuits due to the low-frequency operation of asynchronous sampling. However, the se...

Full description

Saved in:
Bibliographic Details
Main Authors: Gijin Park, Jaeduk Han, Woorham Bae
Format: article
Language:EN
Published: MDPI AG 2021
Subjects:
Online Access:https://doaj.org/article/00fc41f141dc4412a5e4a2a3aa82276b
Tags: Add Tag
No Tags, Be the first to tag this record!