Templated dewetting of single-crystal sub-millimeter-long nanowires and on-chip silicon circuits
Fabricating defect-free micro- and nano-circuits over large scales with controlled interconnections remains a challenge. Here, Bollani et al. show a dewetting strategy for engineering arrays of parallel Si-based nanowires up to 0.75 mm and complex interconnected circuits of monocrystalline Si on a c...
Guardado en:
Autores principales: | , , , , , , , , , , , , , , , , , |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Nature Portfolio
2019
|
Materias: | |
Acceso en línea: | https://doaj.org/article/21de977ef4894f20829d7bd10b3c7fe3 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|