Racing BIKE: Improved Polynomial Multiplication and Inversion in Hardware
BIKE is a Key Encapsulation Mechanism selected as an alternate candidate in NIST’s PQC standardization process, in which performance plays a significant role in the third round. This paper presents FPGA implementations of BIKE with the best area-time performance reported in literature. We optimize...
Guardado en:
Autores principales: | Jan Richter-Brockmann, Ming-Shing Chen, Santosh Ghosh, Tim Güneysu |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Ruhr-Universität Bochum
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/2e316b33aa4143dcb95734bcd0b41ecd |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
A Compact and High-Performance Hardware Architecture for CRYSTALS-Dilithium
por: Cankun Zhao, et al.
Publicado: (2021) -
A Constant-time AVX2 Implementation of a Variant of ROLLO
por: Tung Chou, et al.
Publicado: (2021) -
Neon NTT: Faster Dilithium, Kyber, and Saber on Cortex-A72 and Apple M1
por: Hanno Becker, et al.
Publicado: (2021) -
Automated Generation of Masked Hardware
por: David Knichel, et al.
Publicado: (2021) -
VITI: A Tiny Self-Calibrating Sensor for Power-Variation Measurement in FPGAs
por: Brian Udugama, et al.
Publicado: (2021)