Hardware emulation of stochastic p-bits for invertible logic
Abstract The common feature of nearly all logic and memory devices is that they make use of stable units to represent 0’s and 1’s. A completely different paradigm is based on three-terminal stochastic units which could be called “p-bits”, where the output is a random telegraphic signal continuously...
Guardado en:
Autores principales: | Ahmed Zeeshan Pervaiz, Lakshmi Anirudh Ghantasala, Kerem Yunus Camsari, Supriyo Datta |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
Nature Portfolio
2017
|
Materias: | |
Acceso en línea: | https://doaj.org/article/6b3f5f94e4f343d895c8eecc88bb5946 |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Hardware Architecture of Stochastic Computing Neural Network
por: CHEN Yuhao, SONG Yinjie, ZHU Yanan, GAO Yunfei, LI Hongge+
Publicado: (2021) -
BIT.
Publicado: (1995) -
Designing accurate emulators for scientific processes using calibration-driven deep models
por: Jayaraman J. Thiagarajan, et al.
Publicado: (2020) -
A Futurist Emulation of Horace
por: Manfred Schruba
Publicado: (2021) -
Real-Time Hardware-in-the-Loop Testing of IEC 61850 GOOSE-Based Logically Selective Adaptive Protection of AC Microgrid
por: Aushiq Ali Memon, et al.
Publicado: (2021)