Hardware emulation of stochastic p-bits for invertible logic
Abstract The common feature of nearly all logic and memory devices is that they make use of stable units to represent 0’s and 1’s. A completely different paradigm is based on three-terminal stochastic units which could be called “p-bits”, where the output is a random telegraphic signal continuously...
Saved in:
Main Authors: | Ahmed Zeeshan Pervaiz, Lakshmi Anirudh Ghantasala, Kerem Yunus Camsari, Supriyo Datta |
---|---|
Format: | article |
Language: | EN |
Published: |
Nature Portfolio
2017
|
Subjects: | |
Online Access: | https://doaj.org/article/6b3f5f94e4f343d895c8eecc88bb5946 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware Architecture of Stochastic Computing Neural Network
by: CHEN Yuhao, SONG Yinjie, ZHU Yanan, GAO Yunfei, LI Hongge+
Published: (2021) -
BIT.
Published: (1995) -
Designing accurate emulators for scientific processes using calibration-driven deep models
by: Jayaraman J. Thiagarajan, et al.
Published: (2020) -
A Futurist Emulation of Horace
by: Manfred Schruba
Published: (2021) -
Real-Time Hardware-in-the-Loop Testing of IEC 61850 GOOSE-Based Logically Selective Adaptive Protection of AC Microgrid
by: Aushiq Ali Memon, et al.
Published: (2021)