CMOS-compatible synaptic transistor gated by chitosan electrolyte-Ta2O5 hybrid electric double layer
Abstract This study proposes a hybrid electric double layer (EDL) with complementary metal-oxide semiconductor (CMOS) process compatibility by stacking a chitosan electrolyte and a Ta2O5 high-k dielectric thin film. Bio-inspired synaptic transistors with excellent electrical stability were fabricate...
Enregistré dans:
| Auteurs principaux: | , |
|---|---|
| Format: | article |
| Langue: | EN |
| Publié: |
Nature Portfolio
2020
|
| Sujets: | |
| Accès en ligne: | https://doaj.org/article/73c82aed11704c388acfb6091cbb502a |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|