Ternary Arithmetic Logic Unit Design Utilizing Carbon Nanotube Field Effect Transistor (CNTFET) and Resistive Random Access Memory (RRAM)
Due to the difficulties associated with scaling of silicon transistors, various technologies beyond binary logic processing are actively being investigated. Ternary logic circuit implementation with carbon nanotube field effect transistors (CNTFETs) and resistive random access memory (RRAM) integrat...
Enregistré dans:
Auteurs principaux: | Furqan Zahoor, Fawnizu Azmadi Hussin, Farooq Ahmad Khanday, Mohamad Radzi Ahmad, Illani Mohd Nawi |
---|---|
Format: | article |
Langue: | EN |
Publié: |
MDPI AG
2021
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/8b21c734b4ac446c8dd9d97c8cfae1e8 |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Proposition pour un archétype urbain logico-géographique : l’association « logique trichotomique -logique ternaire antagoniste » et son intérêt géographique
par: Henri Reymond, et autres
Publié: (2018) -
A High-Gain CNTFET-Based LNA Developed Using a Compact Design-Oriented Device Model
par: Paolo Crippa, et autres
Publié: (2021) -
NeuroSOFM: A Neuromorphic Self-Organizing Feature Map Heterogeneously Integrating RRAM and FeFET
par: Siddharth Barve, et autres
Publié: (2021) -
Mass-Synthesized Solution-Processable Polyimide Gate Dielectrics for Electrically Stable Operating OFETs and Integrated Circuits
par: Rixuan Wang, et autres
Publié: (2021) - Neutrosophic sets and systems