Design of universal convolutional layer IP core based on FPGA

Aiming at the problems of insufficient computing speed and poor portability in the miniaturization and parallelization of convolutional neural network,this paper proposes a design of high-speed universal convolutional layer IP core using VHDL language based on the characteristics of convolutional ne...

Descripción completa

Guardado en:

Detalles Bibliográficos
Autores principales:	Guochen AN, Hongtuo YUAN, Xiulu HAN, Xiaojun WANG, Yujia HOU
Formato:	article
Lenguaje:	ZH
Publicado:	Hebei University of Science and Technology 2021
Materias:	integrated circuit technology; convolutional neural network; fpga; convolution layer; design parameterization Technology T
Acceso en línea:	https://doaj.org/article/8b62227a47d046a5af79d9621ec59363
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Sea el primero en dejar un comentario!

Design of universal convolutional layer IP core based on FPGA

Ejemplares similares