A 9-Bit 1-GS/s Hybrid-Domain Pseudo-Pipelined SAR ADC Based on Variable Gain VTC and Segmented TDC
This paper presents a 9-bit 1 GS/s successive approximation register (SAR) analog-to-digital converter (ADC). In this hybrid architecture, the pseudo-pipeline operation is realized, which increases the sampling rate effectively. The ADC adopts two key technologies: the variable gain voltage-to-time...
Guardado en:
Autores principales: | Suping Bai, Zhi Wan, Peiyuan Wan, Hongda Zhang, Yongkuo Ma, Xiaoyu Zhang, Xu Liu, Zhijie Chen |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
MDPI AG
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/982fb08a11f44c34bb2a4a4155d0210d |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization
por: Moo-Yeol Choi, et al.
Publicado: (2021) -
Digitization of analog signals
por: A. V. Zaitsev
Publicado: (2021) -
An Average Model of DC–DC Step-Up Converter Considering Switching Losses and Parasitic Elements
por: Marco Faifer, et al.
Publicado: (2021) -
Design and Implementation of a New Cuk-Based Step-Up DC–DC Converter
por: Hossein Gholizadeh, et al.
Publicado: (2021) -
High-Resolution Waveform Capture Device on a Cyclone-V FPGA
por: Noeloikeau F. Charlot, et al.
Publicado: (2021)