High thermal durability of Ru-based synthetic antiferromagnet by interfacial engineering with Re insertion
Abstract Synthetic antiferromagnets (SAFs), composed of Ru spacer with a Re insertion layer, reveal superior thermal stability up to 450 °C annealing, making the back-end of line process a wider manufacturing window and tolerance to integrate the perpendicular magnetic tunneling junctions (P-MTJs) i...
Guardado en:
| Autores principales: | , |
|---|---|
| Formato: | article |
| Lenguaje: | EN |
| Publicado: |
Nature Portfolio
2021
|
| Materias: | |
| Acceso en línea: | https://doaj.org/article/9ebcece8d27c46ffb3e962415a426b1b |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| Sumario: | Abstract Synthetic antiferromagnets (SAFs), composed of Ru spacer with a Re insertion layer, reveal superior thermal stability up to 450 °C annealing, making the back-end of line process a wider manufacturing window and tolerance to integrate the perpendicular magnetic tunneling junctions (P-MTJs) into CMOS process. The coupling strength decays significantly for SAFs with single Ru spacer after annealing above 400 °C. Due to the characteristics of refractory metals, Re can behave as a diffusion barrier during annealing. Furthermore, the Re spacer can still keep reasonable RKKY coupling strength. Therefore, the SAFs with Ru/Re composite spacers exhibit higher RKKY coupling strength than Ru spacers after 450 °C annealing. In addition, we discovered the different enhancements for the upper and lower interfacial Re insertion, which was attributed to the varied defect formation at interfaces. The stacking fault was formed at the upper Ru/Co interface in as-deposited state. When Re was inserted at the upper interface, the diffusion between Co and Ru was significantly suppressed and the stacking fault can be eliminated during annealing, leading to enhanced interlayer coupling. Through the interfacial engineering, we may have more degrees of freedom to tune the SAF performance and thus enhance process compatibility of P-MTJ to the CMOS process. |
|---|