Alleviation of Negative-Bias Temperature Instability in Si p-FinFETs With ALD W Gate-Filling Metal by Annealing Process Optimization
In this article, we present an experimental study on the impact of post-metallization annealing conditions on the negative-bias temperature instability (NBTI) of Si p-channel fin field-effect transistors (p-FinFETs) with atomic layer deposition tungsten (ALD W) as the gate-filling metal. The effects...
Guardado en:
Autores principales: | Longda Zhou, Qianqian Liu, Hong Yang, Zhigang Ji, Hao Xu, Guilei Wang, Eddy Simoen, Haojie Jiang, Ying Luo, Zhenzhen Kong, Guobin Bai, Jun Luo, Huaxiang Yin, Chao Zhao, Wenwu Wang |
---|---|
Formato: | article |
Lenguaje: | EN |
Publicado: |
IEEE
2021
|
Materias: | |
Acceso en línea: | https://doaj.org/article/c5b752e8b8c341c8ae304cdcd783f0ac |
Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
-
InGaAs Junctionless FinFETs With Self-Aligned Ni-InGaAs S/D
por: Po-Chun Chang, et al.
Publicado: (2018) -
Ge FinFET CMOS Inverters With Improved Channel Surface Roughness by Using <italic>In-Situ</italic> ALD Digital O<sub>3</sub> Treatment
por: M.-S. Yeh, et al.
Publicado: (2018) -
Diamond FinFET without Hydrogen Termination
por: Biqin Huang, et al.
Publicado: (2018) -
A FinFET with one atomic layer channel
por: Mao-Lin Chen, et al.
Publicado: (2020) -
Improving the Performance of the ToGoFET Probe: Advances in Design, Fabrication, and Signal Processing
por: Hoontaek Lee, et al.
Publicado: (2021)