Gate energy efficiency and negative capacitance in ferroelectric 2D/2D TFET from cryogenic to high temperatures

Abstract We report the fabrication process and performance characterization of a fully integrated ferroelectric gate stack in a WSe2/SnSe2 Tunnel FETs (TFETs). The energy behavior of the gate stack during charging and discharging, together with the energy loss of a switching cycle and gate energy ef...

Description complète

Enregistré dans:
Détails bibliographiques
Auteurs principaux: Sadegh Kamaei, Ali Saeidi, Carlotta Gastaldi, Teodor Rosca, Luca Capua, Matteo Cavalieri, Adrian M. Ionescu
Format: article
Langue:EN
Publié: Nature Portfolio 2021
Sujets:
Accès en ligne:https://doaj.org/article/f68372b2b4fd4e2db205ac95097f52d8
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!