Heteroepitaxial vertical perovskite hot-electron transistors down to the monolayer limit
Two-dimensional heterostructures combined with vertical geometries trigger superior functionalities in fundamental studies and applications. Here, the authors report vertical perovskite hot-electron transistors integrated with perovskite one-dimensional edge contacts down to the monolayer limit.
Enregistré dans:
Auteurs principaux: | Brian S. Y. Kim, Yasuyuki Hikita, Takeaki Yajima, Harold Y. Hwang |
---|---|
Format: | article |
Langue: | EN |
Publié: |
Nature Portfolio
2019
|
Sujets: | |
Accès en ligne: | https://doaj.org/article/74ea721343ef4cffb39fe57d98dc8c3f |
Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
Documents similaires
-
Top-down GaN nanowire transistors with nearly zero gate hysteresis for parallel vertical electronics
par: Muhammad Fahlesa Fatahilah, et autres
Publié: (2019) -
Striped nanoscale phase separation at the metal–insulator transition of heteroepitaxial nickelates
par: G. Mattoni, et autres
Publié: (2016) -
Room-temperature ferroelectricity in MoTe2 down to the atomic monolayer limit
par: Shuoguo Yuan, et autres
Publié: (2019) -
Planar and van der Waals heterostructures for vertical tunnelling single electron transistors
par: Gwangwoo Kim, et autres
Publié: (2019) -
Author Correction: Planar and van der Waals heterostructures for vertical tunnelling single electron transistors
par: Gwangwoo Kim, et autres
Publié: (2019)