Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
Abstract This paper proposes an efficient approach to design high‐speed, accurate multipliers. The proposed multiplier design uses the proposed efficient 15:4 counter for the partial product reduction stage. This proposed 15:4 counter is designed using a novel 5:3 counter. The proposed 5:3 counter u...
Saved in:
Main Authors: | , , , , |
---|---|
Format: | article |
Language: | EN |
Published: |
Wiley
2021
|
Subjects: | |
Online Access: | https://doaj.org/article/bdef7fe206c14673bb77006988bfdbfd |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|